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A Single-Phase Three-Level Flying-Capacitor PFC 
Rectifier without Electrolytic Capacitors 
 
Wenlong Qi, Student Member, IEEE, Sinan Li, Member, IEEE, Siew-Chong Tan, Senior Member, IEEE and S. Y. 
(Ron) Hui, Fellow, IEEE 
Abstract— A component-minimized and low-voltage-stress single-phase PFC rectifier without electrolytic 
capacitor is proposed in this paper. Component minimization is achieved by embedding an active pulsating-
power-buffering (PPB) function within each switching period, such that typical add-on power electronic 
circuits for PPB is no longer needed. Additionally, with a three-level flying-capacitor configuration, the 
voltage stresses of switching devices can be reduced more than 50% as compared to existing solutions that 
are based on embedded PPB. The relationship between the inductance requirement and the patterns of the 
modulation carriers, and how it can be utilized to minimize the magnetics of the rectifier, is also discussed. A 
110 W hardware prototype is designed and tested to demonstrate the feasibilities of the proposed rectifier. An 
input power factor of over 0.97, peak efficiency of 95.1%, and output voltage ripple of less than 4.3%, across 
a wide load range have been experimentally obtained. 
Index Terms—PFC rectifier, active power decoupling, three-level flying capacitor, automatic power 
decoupling.  
I. INTRODUCTION 
There is a growing demand for high power density, high conversion efficiency, and high reliability (H3) 
single-phase PFC rectifiers in support of emerging technologies and applications. For example, the service 
lifetime of an LED driver is expected to match that of the state-of-the-art LED technologies (i.e., > 10 years) 
[1], [2], while the driver itself should fit inside a light bulb, which requires a high power density design of the 
driver [3]–[6]. A second example is that according to Quick Charge 4+ specifications, the envisaged power 
rating of a next-generation mobile phone charger is 4 times higher than that of conventional chargers.  A 
substantial increase in the power density of the chargers is expected if the chargers’ sizing is unchanged [7], 
[8].  
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Fig. 1. (a) Power conversion architecture of conventional single-phase power converter with passive PPB and (b) three-port 
architecture with active PPB. 
Single-phase PFC rectifiers inherently require a substantial energy storage capacity to buffer the double-
line frequency power imbalance between the ac line and the dc load [9]–[13]. One effective approach to 
increase the power density of a PFC rectifier is to minimize the size of the system’s energy storage requirement. 
Fig. 1(a) and (b), respectively, depict the power conversion architecture of a conventional single-phase PFC 
rectifier with passive pulsating-power-buffering (PPB) and a recently proposed three-port architecture with 
active PPB. As opposed to the conventional configuration where an energy storage capacitance Cb is directly 
attached to the dc-link, the capacitance Cb of the configuration in Fig. 1(b) is decoupled from the dc-link and 
its voltage has the freedom to fluctuate with a larger amplitude whilst retaining a constant dc-link voltage. 
Here 
PPB b c c
E C V v  , where EPPB is the PPB energy and is a constant irrespective of the size of Cb, Δvc is the 
peak-to-peak amplitude of the voltage ripple of Cb, and 
c
V  is the average voltage of Cb. Therefore, Cb can be 
drastically reduced by enlarging Δvc. The power density of the rectifier is increased with a smaller Cb. It also 
enables non-electrolytic capacitors with prolonged lifetime and low ESR, e.g. film capacitors or laminated 
ceramic capacitors, to be used for PPB. This leads to high-reliability and high-efficiency system design of the 
rectifier. 
Various types of single-phase PFC rectifiers with active PPB have been recently proposed. One possible 
type is based on the direct cascade of a dc active filter to the output of a front-end PFC rectifier to perform 
active PPB [14], [15]. Despite the reduction of energy storage size, the need for extra power electronics to 
form the dc active filter contradicts the aim of system volume reduction. To simplify the circuit structure, a 
concept of switch integration has been proposed. In [16]–[19], the interesting idea of sharing the use of one 
phase leg of the front-end full-bridge PFC rectifier with that of a half-bridge dc active filter, leading to an 
integrated solution without additional active switches, is explored. To further reduce the number of active and 
passive components used, a new concept of PPB embedded switching is recently proposed [20]–[22]. In a 
typical two-level converter (e.g. buck converter), there are only two switching states within one switching 
cycle. With the PPB embedded switching, extra switching states are introduced within one switching cycle 
and are utilized to achieve active PPB function. This discards the need for dc active filter. In [20], [21], new 
single-phase topologies with PPB embedded switching have been proposed, featuring only two active switches 
and one inductor. A bridgeless version of this rectifier with improved power conversion efficiency is proposed 
in [23]. To date, among all the reported active PPB rectifiers, the single-phase rectifiers employing PPB 
embedded switching achieves the minimum number of active and passive components used. However, despite 
their merits, these rectifiers suffer badly from high voltage stress. Active switches and diodes in most of the 
configurations reported must withstand a voltage up to Vac+Vdc, where Vac is the peak line voltage and Vdc is 
the output voltage. This leads to higher switching losses and the mandatory use of expensive high-voltage 
components.  
In this paper, a low-voltage-stress single-phase PFC rectifier with a three-level flying-capacitor 
configuration and PPB embedded switching is proposed. The number of active switches and inductors remains 
minimum at two and one respectively, while the flying capacitor serves two purposes of clamping the voltage 
stresses of all power devices and operating as a PPB capacitor. The solution effectively overcomes the 
drawbacks of previous solutions. The operating principles, control method, as well as design considerations 
of the rectifier, are detailed in Section II to IV. Section IV also provides a discussion on the relationship 
between the inductance requirements versus different modulation methods, and an explanation on how this 
relationship can be utilized to minimize the magnetics of the rectifier. Section V presents the experimental 
results under various steady-state and dynamic operating conditions. Section VI give a conclusion to this paper. 
II. SINGLE-PHASE THREE-LEVEL FLYING-CAPACITOR PFC RECTIFIER WITH PPB EMBEDDED SWITCHING 
A. Circuit Configuration 
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Fig. 2. Circuit diagrams of (a) conventional buck-boost PFC rectifier and (b) the proposed three-level flying-capacitor PFC 
rectifier based on PPB embedded switching. 
Fig. 2(a) and (b) show respectively the circuit configurations of a conventional buck-boost PFC rectifier 
and the proposed three-level PFC rectifier with PPB embedded switching. Compared to the former, the 
proposed converter is augmented with one additional set of active switch SB, diode DB and capacitor Cb. The 
converter can be regarded as a buck-boost version of the conventional three-level flying-capacitor converter 
based on a buck converter’s configuration [24]. An extra charging and discharging state of the flying capacitor 
Cb is created by the extra components, as will be detailed in Section II-B. Consequently, active PPB function 
can be embedded within each switching cycle, leading to substantially reduced requirement for Cb as 
compared to that of the rectifier configuration given in Fig. 1(a). Importantly, the proposed rectifier enjoys 
low voltage stresses for its switching devices due to the voltage clamping characteristic of the three-level 
configuration. Moreover, inductor L can be significantly reduced via appropriate modulation methods, as will 
be explained in Section IV. 
Field Code Changed
B. Operating Principles 
Assuming the continuous-conduction-mode (CCM) of operation, the rectifier has four switching states as 
depicted in Fig. 3. Here, the electromagnetic interference (EMI) filter is neglected and the ac line voltage vac 
and the front-end diode bridge is are presented as a rectified voltage source 
ac
v .  
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Fig. 3. Equivalent circuits of the proposed rectifier during State 1–State 4. 
In State 1 and State 2, both the active switches SA and SB are concurrently turned on and off, respectively, 
and inductor L is charged by the input voltage 
ac
v  and discharged to the load (Cdc and Rdc), respectively. These 
two switching states are identical to that of a conventional buck-boost converter. Here, the capacitor Cb is in 
the idle mode. In State 3 and State 4, Cb is part of the power flow path. Specifically, Cb is discharged with an 
inductor current iL in State 3 and charged by iL in State 4. By controlling the duration of State 3 and State 4, 
active PPB utilizing Cb can be achieved. The switching patterns of the four switching states, the corresponding 
charging/discharging states of Cb, and the inductor voltage vL are summarized in Table I. 
Table I. Summary of Switching States. 
Operating State SA SB Cb vL 
State 1 1 1 Idle acv  
State 2 0 0 Idle dcv  
State 3 1 0 Discharge c dcv v  
State 4 0 1 Charge ac cv v  
 
C. Steady-State Circuit Analysis  
Assuming a unity power factor and pure sinusoidal waveforms for the ac line voltage vac and current iac, 
i.e., 
sin
sin
ac ac
ac ac
v V t
i I t





,     (1) 
where Vac and Iac are the amplitudes of vac and iac, and ω is the line frequency, the instantaneous input power 
at the ac line pac can be expressed as 
 cos 2
2 2
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Equation (2) indicates that pac consists of a constant dc power Pdc and a double-line-frequency pulsating 
power pr. To output a stable dc power, pr must be fully buffered by Cb. Assuming that the power in L is purely 
reactive and all power losses are neglected, the voltage and current of Cb can thus be calculated as [16], [25] 
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where 
c
V  is the average voltage of vc and is a design variable. 
By denoting the durations of State 1–State 4 respectively as d1Ts, d2Ts, d3Ts and d4Ts, where Ts is the 
switching period, then d1–d4 must comply with the equation 
1 2 3 4
1.d d d d         (5) 
Based on Table I, the duty cycles of the switches SA and SB are related to d1–d4 as  
1 3
,
A
d d d        (6) 
1 4
.
B
d d d         (7) 
Meanwhile, with reference to Fig. 3, input current iac, output current idc and capacitor current ic over Ts can 
be calculated as 
 1 4 ,Ts Tsac Ls B LTi d d i d i         (8) 
   2 3 1 ,dc LTs B TsLTsi d d i d i         (9) 
   4 3Ts Tsc B A L sL Ti d d i d d i    ,     (10) 
where iL is the averaged inductor current over Ts. It is evident from (10) that when d3 > d4 (or dA > dB), ic is 
negative and Cb is discharged, and vice versa. This is consistent with the description given in Fig. 3. 
Summation of (8) and (9) leads to the steady-state expression of iL as 
.
Ts TsTc dcsL a
i i i        (11) 
Hence, iL is varying at the double-line frequency with a dc offset. Solution of (8)–(11) yields the steady-
state equations of dA and dB as 
.
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To ensure the circuit operation, dA and dB in (12) must be within the range of 0–100%. Therefore, the first 
operating constraint of the rectifier is  
dc cTs Ts a Tsc
i i i   .      (13) 
According to Fig. 3, a second operating constraint of the rectifier is  
.
ac dc c
v V v        (14) 
Equation (14) ensures that DB is reverse biased and turned OFF in State 1 and State 4.  
Solution of (13) indicates that the output voltage Vdc has a lower boundary of  
2
ac
dc
V
V  ,       (15) 
which can be explained using (34) in Section IV. 
The voltage conversion characteristics of the rectifier can be obtained as follows. By averaging (2) over a 
line period Tline and utilizing (8) and (9), one yields 
 1
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T
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B L
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.     (16) 
Equation (16) shows the steady-state voltage conversion characteristics of the proposed rectifier. It 
resembles that of the conventional buck-boost converter, except that there are extra averaging operator and 
inductor current term in the denominator and numerator, respectively. Based on (15) and (16), the rectifier 
can theoretically give any positive output voltage higher than Vac/2 provided that the operating constraints of 
(13) and (14) are satisfied. 
D. Gate signal generation 
The gate signal generation method is not unique. According to (8)–(10), duty ratios d1, d2 and d4 can be 
expressed in terms of d3 as 
1 3 3
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Equation (17) suggests that there is freedom in choosing d3, which leads to different d1, d2, d4 and thus 
different inductor current ripples. The patterns of the signal carriers for modulating dA and dB have a direct 
impact on d3. Fig. 4 shows one possible modulation strategy where dA and dB are modulated using two 180
° 
phase-shifted triangular carriers, Carrier_a and Carrier_b, respectively. Phase-shifted modulation is 
commonly adopted for controlling multilevel converters to boost the effective switching frequency, resulting 
in a minimized volume of the magnetics [13], [24], [26].  
As shown in Fig. 4, the active switching states are State 1, State 3 and State 4 when dA+dB ≥1, while they 
change to State 2, State 3 and State 4 when dA+dB < 1. In both scenarios, the voltage across the inductor is 
switched between three voltage levels. Mathematically, this means 
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Solution of (17) and (18) leads to the steady-state duty ratios of d1–d4 as shown in (19) and (20). 
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Fig. 4. Gate signal patterns for SA and SB generated by two 180°- shifted triangular carriers when (a) dA+dB ≥1 and (b) dA+dB 
<1. 
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Fig. 5. Calculated d1–d4, dA, dB and the key system operating waveforms. 
Fig. 5 depicts the calculated waveforms of ac dcv V , vc, d1–d4, dA and dB based on (1), (3), (12), (19) and 
(20) during a line period for a 110 W rectification system, where the average voltage of vc over a line period 
is chosen as 
c
V  = Vdc (110 Vrms ac input, and 150 V dc output). The detailed specifications used in the 
calculation can be found in Section IV and V. It is shown that operating constraint (14) is always satisfied and 
dB falls within the range of 0–100%. However, the calculated dA marginally exceeds the limit of 100% at 
around the zero-crossing instant of the line voltage for a very short interval, and will be bounded at 100% in 
a practical design. According to (12), dA exceeding 100% indicates that dc ci i   during this short interval and 
thus the constraints in (13) are violated. In practice, however, this is generally not a problem because (i) iac 
and idc can still be precisely regulated according to (8) and (9) through the control of dB, and (ii) the period of 
dA exceeding 100% can be designed very short by properly selecting Cb, as will be demonstrated in Section 
IV. 
III. ENHANCED AUTOMATIC POWER DECOUPLING CONTROL 
Theoretically, an open-loop control based on (12) can be employed to achieve the desired circuit operation. 
However, a practical converter inevitably possesses power losses, component tolerances and nonlinearities, 
which must be properly compensated through a closed-loop control. As discussed in [27], a three-port PFC 
rectifier in Fig. 1(b) is essentially a highly coupled and highly nonlinear system. In this paper, the nonlinear 
control method known as Enhanced Automatic Power Decoupling (E-APD) control that has been proposed in 
[27], is adopted. The controller can numerically transform the original system into two fully decoupled and 
linear subsystems to achieve enhanced robustness and stability via a simple control structure. 
According to Fig. 3, the state-space-averaged equations of the rectifier can be obtained as 
   
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The three differential equations in (21) describe the dynamics at the ac port (i.e., iL), dc port (i.e., vdc) and 
the ripple port (i.e., vc), respectively. Equation (21) also indicates that the system is coupled (between the 
system dynamics and the two control inputs (i.e., dA and dB)) and nonlinear (due to the multiplying operation 
of the control inputs and system states). The E-APD control strategy requires the ac and dc port dynamics to 
be the control outputs. Therefore, two new control inputs, uA and uB, are introduced such that 
L
B
dc dc
dc A
dc
di
L u
dt
dv v
C u
dt R




   

,     (22) 
where uA and uB are, respectively, 
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.   (23) 
Equation (22) describes two decoupled and first-order linear subsystems, where iL and vdc can be 
individually controlled by uA and uB. Conventional linear controllers can then be easily designed to achieve 
the desired steady-state and dynamic performance. With the E-APD control, the dynamics at the ripple-port, 
i.e., vc, is indirectly controlled and no dedicated PPB control is needed. This is because any power imbalance 
between the ac-port and dc-port power (which are determined by iL and vdc) shall be automatically transferred 
to the ripple port according to the energy conservation principle. 
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Fig. 6. (a) Overall control diagrams of the employed enhanced automatic-power-decoupling control and (b) its equivalent 
closed-loop diagram. 
Fig. 6 (a) shows the complete control block diagram of the proposed PFC rectifier. Here uA and uB are 
firstly obtained from a proportional-Integral (PI) and a proportional (P) compensator, i.e., PIv and Pi, 
respectively, which are converted into dA and dB and then modulated for generating the gate driving signals. 
The feedback-linearization-decoupling law for converting the new control inputs (i.e., uA and uB) back to the 
original control inputs (i.e., dA and dB) can be derived by solving (23) as 
A
A
L
B dc A c
B
ac dc c
u
d
i
u v d v
d
v v v


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
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.     (24) 
The equivalent closed-loop diagram of Fig. 6(a) is depicted in Fig. 6(b) based on (22), from which PIv and 
Pi can be designed following the same procedures as discussed in [27]. In Fig. 6(a), the reference signal iL* is 
obtained by summing the rectified line current reference 
*
ac
i  and the output current idc according to (11), 
where 
*
ac
i  is obtained from an outer voltage loop regulating cV  at 
*
c
V  and idc is estimated from vdc for 
simplicity. Here, 
*
*
c dc
V v  is selected to meet the operating constraint of (14) whilst maximizing the voltage 
fluctuation range of vc. A notch filter with a stopping band at the double-line frequency is employed to extract 
c
V . 
IV. DESIGN CONSIDERATIONS 
A. Active Switches and Diodes Design 
The voltages across the power devices of the proposed PFC rectifier during State 1– State 4 are shown in 
Table II, based on which their minimum voltage ratings are also calculated. Due to the flying capacitor 
configuration, the minimum voltage ratings of SA and DA (i.e., VA) are equal to Vcmax (i.e., the maximum voltage 
of vc),  
2
max
dc
A c dc
b
P
V V V
C
   ,      (25) 
while the minimum voltage ratings for SB and DB (i.e., VB) are equal to the maximum voltage of dc ac cv v v  , 
   2
0 0
max max sin sin 2
line line
dc
B dc ac c dc ac dc
t T t T
b
P
V v v v V V t V t
C
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   
  
       
  
.  (26) 
Table II. Voltage stresses and minimum voltage ratings for D1–D4, DA, DB, SA and SB. 
Operating State SA DA SB DB D1–D4 
State 1 0 vc 0 dc ac cv v v    
State 2 vc 0 dc ac cv v v   0  
State 3 0 vc dc ac cv v v   0  
State 4 vc 0 0 dc ac cv v v    
Minimum voltage 
rating maxc
V  maxcV   max dc ac cv v v    max dc ac cv v v   acV  
 
In Fig. 7, VA and VB are compared against Vac+Vdc with respect to different (i) output voltage, (ii) output 
power, and (iii) PPB capacitance. Based on Fig. 7, the following observations can be made:  
(1) In Fig. 7(a), VA scales almost linearly with Vdc while VB remains approximately constant at Vac. The 
linearity of VA versus Vdc is evident from (25), as 
A dc
V V if , while the quasi-constant 2 dc
dc
b
P
V
C
?
characteristic of VB is mainly due to (26) that VB =  provided that the 
voltage ripple cv  is sufficiently small as compared to Vac. The above observations indicate that operating 
the rectifier at a low Vdc helps to reduce the voltage stress of VA and the switching loss of SA. However, a low 
Vdc leads to high conduction losses especially in the output diodes DA and DB. If Vdc can be chosen, An optimal Vdc might 
be selected close to Vac (i.e., here Vac = 155 V), in this situation,when VA ≈ VB ≈ Vdc ≈ Vac. This not only ensures 
a low profile of the conduction loss but also enables power devices with similar voltage ratings to be selected; 
(2) In Fig. 7(b), Vdc is fixed at 150 V. Both VA and VB increase almost linearly with Pdc but at a very slow 
rate. This is because VA ≈ VB ≈ Vdc ≈ Vac which are almost constant as mentioned above for Fig. 7(a). The 
slight deviation of VA and VB from Vdc at different Pdc is mainly due to the increased voltage ripple Δvc as Pdc 
increases. Overall, VA and VB exhibit almost similar maximum voltage stresses within a wide load range when 
Vdc ≈ Vac is selected; 
(3) In Fig. 7(c), both VA and VB are found decreasing with the increase of Cb for a constant Vdc and Pdc. 
Again, this is simply because a larger Cb leads to a smaller Δvc; 
(4) The voltage stresses of VA and VB are approximately half of Vac+Vdc for a wide range of Pdc and Cb 
combinations when Vdc ≈ Vac, as VA ≈ VB ≈ Vdc ≈ Vac. 
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Fig. 7. The minimum voltage stresses versus (a) output voltage, (b) output power and (c) flying capacitance.  
B. Flying Capacitor Design 
With the objective of power density improvement, Cb should be minimized under the constraints of (13) 
and (14) whilst ensuring that the voltage ratings of all power devices are not exceeded. 
Firstly, according to (3) and (4) and noticing c dcV V , vc and ic can be expressed as 
 2 sin 2dcc dc
b
P
v V t
C


  ,     (27) 
 
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cos 2
sin 2
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c
dc
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b
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P
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
 

.     (28) 
In the meantime, it is assumed that the variation range of dA and dB are 
0 1
0 1
A
B
d
d
  

 
,      (29) 
Field Code Changed
where ε > 0 is the incremental duty cycle exceeding 100%, as explained in Section II, and is a design choice. 
A smaller ε implies a shorter duration of the period when dA is clamped at 100%. By combining (12), (14), 
and (29), one obtains the precise operating constraints of the rectifier as 
 1 dc ac c ac
c ac dc
i i i i
v v v
     

 
.     (30) 
Solution of (30) using (27) and (28) leads to the first design constraint of Cb as: 
 1 2 3max , , ,b b b bC C C C      (31) 
where 
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For ε = 2%, Pdc=110 W, Vdc = 150 V, and Vac = 155 V, it can be numerically determined that Cb1 = 12.55 
μF, Cb2 =12.97 μF, and Cb3 =17.69 μF. Then according to (31), Cb ≥ 17.69 μF 
Secondly, the design constraints of Cb regarding the voltage ratings of all power devices can be resolved 
based on (25), (26) and Fig. 7(c), given VA ≤ VA_d and VB ≤ VB_d. Fig. 7(c) shows that both VA and VB increase 
monotonically with the reduction of Cb. Therefore, the minimum Cb complying with the voltage stresses 
requirement can be easily determined. For example, given VA_d = VB_d = 175 V, Fig. 7(c) indicates that  
4b b
C C ,      (35) 
where Cb4 = 36 μF can be identified. The final selection of Cb must satisfy both (31) and (35). Therefore, Cb 
= 40 μF is selected in this design. 
C.  Inductor Design 
The inductor L should be designed such that (i) the rectifier operates in the CCM and (ii) the high-frequency 
inductor current ripple ∆iL is less than a pre-specified value ∆iL_rated. 
The CCM operation requires that 
2 .
L L
i i        (36) 
According to (11), the minimum value of iL during Tline is Idc when iac = 0. As the maximum value of ∆iL is 
∆iL_rated, a sufficient condition for ensuring CCM operation is 
_ _ min
2 .
L rated dc
i I       (37) 
where Idc_min is the minimum load current. 
To satisfy design criteria (ii), the peak-to-peak inductor current ripple ∆iL needs to be resolved. The patterns 
of the carriers for modulating dA and dB have a major impact on ∆iL and thereby leading to different inductance 
requirement. In this study, four typical carrier patterns are studied (depicted in Fig. 8), namely, a pair of 
triangular carriers which are in phase and 180° phase-shifted (carrier pair w and x, respectively), and a pair of 
sawtooth carriers which are in phase and out of phase (carrier pair y and z, respectively). Here, carriers pair x 
is employed as an illustrative example for calculating ∆iL.  
Carrier_b
Carrier_a
w x y z  
Fig. 8. Four patterns of tested carriers. 
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Fig. 9. Schematic diagram of the inductor current with carriers pair x during one switching period. 
The inductor current waveform within one switching cycle is depicted in Fig. 9. At instances t1–t6, iL 
reaches its peaks or valleys of iLn, respectively, where  1,2,3,4,5,6n , and 
   1 ,  1,2,3,4,5Lm LmL mi i i m     ,     (38) 
with ΔiLm being the incremental inductor current during the interval from tm to tm+1. According to the annotated 
switching states as shown in Fig. 9, ΔiLm can be derived as  
 
 
 
 
 
 
 
31
1
1
2
2
2
3 4
3
1
4
4
2
35
5
11
11
11
2
1
2
1
2
1
2
1
2
2
11
s c dc
L
s ac
A B
L
s dc
A B
s
L ac c
s ac
A B
L
s dc
A B
s c dc
L
d T v v
i
L L
d T v
d d
Li
L d T v
d d
L
d T
i v v
L L
d T v
d d
Li
L d T v
d d
L
d T v v
i
L L






  

 
  
   
    


   

 
  
   
    


  

.    (39) 
The peak-to-peak inductor current ripple ∆iL during the kth switching period is therefore 
           1 6 1 6max , min ,L L L L Li k i k i k i k i k  L L ,   (40) 
which is a function of L. The minimum inductance Lmin can be obtained by equating the maximum ∆iL over 
Tline to ∆iL_rated with the aid of (1), (19), (20) and (27) and is resolved as  
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(41) 
Following a similar calculation procedure, ∆iL for other carrier pairs in Fig. 8 can be obtained and their 
corresponding Lmin can be determined. The minimum inductance requirement for the conventional buck-boost 
PFC rectifier in Fig. 2(a) is also calculated as  
 min _
max
dc ac s
dc ac L rated
v v T
L
v v i
  
   
   
 ,     (42) 
given the same ripple requirement and CCM operation. 
In Fig. 10(b) and (c), the normalized minimum inductance requirement (
min min
/L L ) for the proposed 
rectifier with four types of carrier pair are compared at different Pdc and Vdc, respectively. Here, ΔiL_rated = 0.6 
A, Cb = 40 μF, fs = 25 kHz are selected in order to perform the calculation. With reference to these curves, the 
following observation can be made: 
(1) In both Fig. 10(a) and (b), firstly, Lmin for carrier pair x is found identical to that of z (both are out-of-
phase carrier pair), while that for w is identical to that for y (both are in-phase carrier pair). Secondly, Lmin for 
x and z is much smaller than that for w and y throughout the whole Pdc and Vdc range (e.g., at Vdc = 128 V, an 
inductance reduction of more than 60% can be obtained.) The results suggest that out-of-phase carriers are 
highly effective in minimizing the magnetics of the proposed rectifier. Thirdly, Lmin for all types of carrier 
pair is smaller than 
min
L . This is expected as the proposed rectifier employs a three-level structure while the 
conventional buck-boost PFC rectifier is a two-level switching converter; 
(2) In Fig. 10(a), Lmin for w and y is almost constant while that for x and z scales linearly with Pdc. Therefore, 
Lmin should be designed at full load power; 
(3) In Fig. 10(b), Lmin for w and y increases with the output voltage, while that for x and z firstly decreases 
and then increases with Vdc. The curve suggests that for wide-output-voltage-range applications, Lmin should 
be selected based on the maximum Vdc when w or y is selected, while Lmin should be designed based on the 
minimum and the maximum Vdc with x or z. 
Per above discussions, L = 2.5 mH can be selected for a 100 V–200 V output, 110 W system modulated 
with carriers pair x or z. 
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Fig. 10. The normalized minimum inductance requirement for the proposed PFC rectifier with four types of carrier pair versus (a) 
output power and (b) output voltage. 
D. Comparison with Prior-Art Buck-Boost-Derived PFC Rectifiers 
Compared with boost-type PFC rectifier, the key merit of the buck-boost type PFC rectifier is its wider 
output voltage range (including voltage-buck capability). Therefore, it is more suitable buck-boost PFC 
rectifier in the application requiring wider dc voltage range, such as speed controlled dc motor drivers and 
dimming LED drivers. Also, the buck-boost PFC rectifier can be used as a front-end PFC rectifier with lower 
output dc voltage than its boost-type counterpart for e.g. PC, laptop adapters or LED drivers. As a result, a 
lower voltage rating switches with lower switching and conduction loss can be selected for the second stage 
downstream dc/dc converter. 
Four circuit topologies based on the buck-boost PFC rectifiers are examined and compared. They are listed 
as follows:  
1. Circuit-A: conventional buck-boost rectifier shown in Fig. 2(a); 
2. Circuit-B: a buck-boost rectifier cascaded by a buck-type dc active filter shown in Fig. 11(a); 
3. Circuit-C: a previously proposed PPB embedded switching PFC rectifier shown in Fig 11. (b) [21]; 
4. Circuit-D: the proposed three-level flying-capacitor PFC rectifier shown in Fig 2(b). 
The comparison is conducted with respect to ten key figure-of-merits (See Table III), including the number 
of active switches and inductors used, size of buffering capacitance, level of voltage stresses of the 
semiconductor switches, and size of the inductance required, etc. All the topologies are evaluated under the 
same conditions: fsw =25 kHz, Pdc=110 W, Vdc = 150 V, Vac = 155 V, and ΔiL_rated = 0.6 A for the inductor. 
The buffering capacitance of the conventional buck-boost PFC rectifier is designed for a 5% peak-to-peak dc 
voltage ripple, while that for the other three topologies are designed assuming Δvc = 33% of Vdc. 
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Fig. 11. (a) Buck-boost rectifier cascaded by a buck-type dc active filter, and (b) PPB embedded switching buck-boost PFC 
rectifier in [21]. 
Table III. Comparison of the Proposed Circuit with Prior-Art Buck-Boost PFC Rectifiers. 
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From Table III, the following observations can be made: 
(i) Solutions based on active PPB can significantly reduce the energy storage (> 55% reduction) as 
compared to the passive solution. As the stored energy needed is directly proportional to the volume of the 
capacitor (assuming a constant dielectric), the results indicate a volume reduction of more than 55% in the 
PPB capacitor. Table III also indicates that almost minimum energy storage is achieved via using Circuit B 
and Circuit D; 
(ii) Among all the active PPB solutions, rectifier based on PPB embedded switching concept (Circuit C 
and Circuit D) achieves the minimum number of active switches and inductors used; 
(iii) The voltage stress of the buck-boost switch SA in Circuit A and Circuit B are independent of the PPB 
capacitance and is are fixed at Vac+Vdc = 305 V, while those for Circuit C and Circuit D are PPB capacitance 
dependent. With an enlarged ripple Δvc due to a smaller Cb, the voltage stress of SA in Circuit C is increased 
by 19.6%. In contrast, Circuit D has the lowest voltage stress among all the four topologies (i.e., 42.6% 
reduction compared to Circuit A and Circuit B, and 51.3% compared to Circuit C). In addition, the voltage 
stress of the diodes (except for the diode bridge) in Circuit D are also the lowest among the solutions; 
(iv) The main inductances L for Circuit A to C are identical, given the same inductor current ripple 
requirement. In contrast, Circuit D achieves 64.7% reduction in the main inductance by employing an out-of-
phase carrier pair for modulation.  
(v) Among all the active PPB solutions, circuit-D achieve highest efficiency. The efficiency of 
circuit-D (95.1%) is a little lower but closed to circuit-A (95.5%), because although the circuit-D 
uses more active switches and diodes than circuit-A, the voltage rating of circuit-D is lower than 
that of circuit-A, which enable switches with lower conduction and switching loss (Lower RDSon 
and forward voltage) can be selected; also the inductance of the circuit-D is smaller than circuit-A 
which enable less conduction loss of the inductor for circuit-D.  
The cost of the different part of the four circuits is compared in Table IV, and the same parts of the four 
circuits such as the EMI filter, diode bridge aren’t included in this comparison. The data is obtained from 
Digi-Key. From Table IV, it can be seen that the cost of circuit-D is lowest among all active PPB solusions 
without e-cap. Compared with circuit-A, cost of circuit-D (without e-cap) is a little higher (6.1 USD) than that 
of circuit-A with e-cap but much lower (127.35 USD) than that of circuit-A without e-cap. 
Table IV. Comparison of the Different Part of Proposed Circuit with Prior-Art Buck-Boost PFC Rectifiers in 
cost. 
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VI.V. EXPERIMENTAL VERIFICATION 
 
Table IV. Key Experiment Parameters. 
 
Parameters Values Parameters Values 
Input ac RMS voltage 110 V Line frequency 60 Hz 
Ooutput dc voltage vdc 100－200 V Switching frequency 25 kHz 
Output capacitor Cdc 10 μF Flying capacitor Cb 40 μF 
Inductor L 2.5 mH Load resistor Rdc 350 Ω 
D1 −D4, Diode bridgeDA and 
DB 
UF5404-E3/54 SA and SB SIHP25N40AOT20S60L 
Input DA and DBEMI filter 1 mH, 1 μF SCS206AGC   
A proof-of-concept 110 W prototype with the component specifications given in Table IV is constructed 
and tested. The photo of the experimental setup is shown in Fig. 12. An off-the-shelf 40 μF/250 V film 
capacitor is chosen for Cb by trading off between minimizing the PPB capacitance and voltage stresses of the 
power components. An inductor of 2.5 mH is selected for L to ensure a maximum inductor current ripple of 
0.6 A and CCM operation according to Fig. 10. An input EMI filter with cut-off frequency of 5 kHz is adopted 
to filter harmonic current in switching-frequency, since the input current of the buck-boost converter is 
uncontinuous. The E-APD controller is implemented using a low-cost DSP (TMS320F28069). Although, this 
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type of DSP isn’t suitable for low cost equipment such as LED light bulb, quick charger, it should be noted 
that the DSP is only chosen off the shelf and hasn’t been optimized according to the computational complexity. 
The steady-state waveforms of the proposed PFC rectifier are shown in Fig. 13 (a)–(c), with an output 
voltage of 100 V, 150 V, and 200 V respectively. In all three scenarios, unity power factor is achieved and the 
output voltage is well regulated at the respective references with negligible low-frequency voltage ripples 7.5 V, 8.2 V 
and 8.7 V respectively. This low-frequency voltage ripple might be further reduced by enlarging output 
capacitance Cdc, using more elegant sensors and MCUs with less delay time and higher precision, or adopting 
an advanced controller with infinite gain at specific frequency such as proportional-resonant (PR) or repetitive 
controller.  Meanwhile, the voltage across the PPB capacitor Cb is pulsating significantly at a double-line 
frequency, indicating that Cb is buffering the imbalanced power between the input and output. The peak to 
peak voltage amplitude of vc are 23 V, 36 V and 45 V which are closed to the design specification based on 
equation (27). These waveforms also confirm that the proposed rectifier has both voltage step down and step 
up capabilities and that a wide output voltage range is attainable.  
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Fig. 12. Photograph of the experimental setup. 
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vdc:  [50 V/div]
vc:  [50 V/div]
vac:  [100 V/div] iac:  [1 A/div]
Δvdc =7.5 V
vdc:  [50 V/div]
vc:  [50 V/div]
vac:  [100 V/div] iac:  [2 A/div]
Δvdc =8.2 V
Time: [10 ms/div]Time: [10 ms/div]
 
(a)                                                                                               (b) 
vdc:  [100 V/div]
vc:  [100 V/div]
vac:  [100 V/div] iac:  [5 A/div]
Δvdc =8.7 V
Time: [10 ms/div]
 
(c) 
Fig. 13. Measured steady-state waveforms of the PFC rectifier at (a) * 100 V
dc
v  , (b) * 150 V
dc
v  and (c) * 200 V
dc
v  . 
The voltage waveforms of all switching devices are captured and compared to vac and vc at different output 
voltage levels, as illustrated in Fig. 14. It can be seen that voltage stresses for SA and DA are clamped by vc 
which scales proportionally with Vdc. Therefore, VA is minimum (i.e., 112 V) among the three tested scenarios 
when Vdc is minimum (i.e., 100 V), and vice versa. On the other hand, the voltage stress VB is almost constant 
in all three scenarios. The results confirm the previous analysis that VB ≈ Vac for a wide load and power range. 
The voltage stresses at the optimal output voltage are annotated in Fig. 14(b), from which it is evident that all 
power devices, including the diodes in the bridge rectifier, exhibit almost identical voltage stresses closed to 
Vac. In contrast, the voltage stresses for the active switches and diodes (excluding those in the bridge rectifier) 
in the conventional buck-boost converter and existing three-port PFC rectifier with PPB embedded switching 
must be at least doubled. The waveforms illustrated in Fig. 14 confirm the reduced voltage stresses of the 
proposed PFC rectifier. 
vac:  [200 V/div]
Time: [10 ms/div]
vc:  [100 V/div]
vSA:  [100 V/div]
vDA:  [100 V/div]
vSB:  [100 V/div]
vDB:  [100 V/div]
vD1:  [100 V/div]
vac:  [200 V/div]
Time: [10 ms/div]
112 V
112 V
161 V
161 V
155 V
(a) 
vac:  [200 V/div]
Time: [10 ms/div]
vc:  [100 V/div]
vSA:  [100 V/div]
vDA:  [100 V/div]
vSB:  [100 V/div]
vDB:  [100 V/div]
vD1:  [100 V/div]
vac:  [200 V/div]
Time: [10 ms/div]
167 V
167 V
163 V
163 V
155 V
(b) 
vac:  [200 V/div]
Time: [10 ms/div]
vc:  [100 V/div]
vSA:  [100 V/div]
vDA:  [100 V/div]
vSB:  [100 V/div]
vDB:  [100 V/div]
vD1:  [100 V/div]
vac:  [200 V/div]
Time: [10 ms/div]
218 V
218 V
163 V
163 V
155 V
(c) 
Fig. 14. Measured voltage waveforms of all switching devices at (a) * 100 V
dc
v  , (b) * 150 V
dc
v  and (c) * 200 V
dc
v  . 
iL:  [1 A/div]
vc:  [50 V/div]
vGSB:  [20 V/div]
vGSA:  [20 V/div]
Time: [10 ms/div]A B
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vc:  [5 V/div]
iL:  [1 A/div]
Time: [20 μs/div]Time: [20 μs/div]
A B
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vGSA:  [20 V/div]
vc:  [5 V/div]
iL:  [1 A/div]
state 3 1 4 1 3 state 3 141 3  
(b)                                                                                                    (c) 
 
Fig. 15. (a) An overview of the switching waveforms of the inductor current and capacitor voltage against the gate signals, 
(b) zoom-in view at viewpoint A during the capacitor discharging phase and (c) at viewpoint B during the capacitor 
charging phase (viewpoint B). 
Fig. 15 (a) shows an overview of the waveforms of the gate signals for SA and SB, the inductor current iL 
and vc. The zoom-in waveforms at viewpoint A (i.e., capacitor discharging phase) and B (i.e., capacitor 
charging phase) are shown in Fig. 15 (b) and (c), respectively. It can be observed that dA > dB (or d3 > d4) at 
viewpoint A, meaning that Cb is discharged for a longer duration than being charged, leading to a decreased 
vc over Ts. Conversely, dA < dB (or d3 < d4) at viewpoint B, meaning that Cb is charged longer and vc is 
increasing. It can be observed, the current ripple of inductor current ΔiL is always lower than 0.6 A, which is 
in agree with the design specification.These results are consistent with the steady-state circuit analysis given in Section II. 
Time: [50 ms/div]
vdc:  [100 V/div]
vc:  [100 V/div]
vac:  [100 V/div]
iac:  [1 A/div]
Time: [50 ms/div]
vac:  [100 V/div]
iac:  [1 A/div]
vdc:  [100 V/div]
vc:  [100 V/div]
vdc
=180 V
Vac_rms=110 VVac_rms=95 V
Vac_rms
=110 V
vdc=180 Vvdc=150 V
*
* *
 
(a)                                                                                                    (b) 
Fig. 16. Dynamic waveforms of the proposed rectifier in response to (a) a step change of the line voltage and (b) a step 
change of 
*
dc
v . 
The input voltage disturbance rejection capability and the reference tracking performance are also 
evaluated by stepping up/down the line voltage and the output voltage’s reference, as illustrated in Fig. 16 (a) 
and (b) respectively. In Fig. 16 (a), despite large line voltage excursions, vdc is almost immune to the line 
voltage disturbances and the rectifier retains tight dc voltage regulation. The step change of the line voltage 
will produce a sudden change of the input power, leading to imbalanced power between the ac input and the 
dc output. Due to the robustness of the E-APD control strategy, the imbalanced power is automatically 
transferred to Cb, resulting in instant voltage variations in vc subsequent to the transient interval. In Fig. 16 
(b), vdc tracks its reference quickly and achieves almost zero steady-state error in both voltage step down and 
up tests. Based on E-APD control, the dynamic mode of two controlled variables (iL and vdc) with respect to 
their references are first-order transfer function. Therefore vdc reaches its steady state within 2 ms with its 
reference step up as designed. Meanwhile, the averaged vc also changes accordingly to ensure proper circuit 
operation. The waveforms demonstrate fast reference tracking performance of the rectifier with E-APD 
control. 
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(c) 
Fig. 17. (a) Measured power factor and efficiency of the proposed PFC rectifier versus the output power, and (b) measured input 
current harmonics in comparison with IEC 61000-3-2 class C and (c) estimated loss breakdown.. 
Fig. 17(a) illustrates the rectifier’s power conversion efficiency over a load range from 30 W to 110 W at 
Vdc = 150 V. The rectifier reaches a peak efficiency of 95.1% and the efficiency curve is shown to be fairly flat 
Field Code Changed
for a wide load range. The current spectrum of the line current is also recorded in Fig. 17(b) at full load (i.e., 
110 W). The results show that the rectifier meets IEC 61000-3-2 Class C limit whilst achieving a power factor 
of 0.977 and a total harmonics distortion of 5.8%. A detailed estimated power loss breakdown is illustrated in 
Fig. 16(c) at full load (i.e., 110 W). It can be seen that the conduction loss of the diodes (the diode bridge, DA 
and DB) take more than two third (67.8%) of the loss.  
CONCLUSIONS 
In this paper, a single-phase three-level flying-capacitor PFC rectifier without electrolytic capacitor is 
proposed. By taking advantage of its inherent PPB embedded switching capabilities, the rectifier features only 
two active switches, one inductor, and two small capacitors. Additionally, with a three-level configuration, 
the voltage stresses for power devices are effectively reduced. Moreover, through quantitative analysis, it is 
shown that the minimum inductance requirement of the rectifier is closely related to the patterns of the 
modulation carriers. Out-of-phase carries are employed, enabling more than 60% inductance reduction as 
compared to the case when in-phase carriers are used. Experiments on a 110-W hardware prototype 
demonstrated the feasibilities of the proposed rectifier. 
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